Module Logic_builtin

module Logic_builtin: sig .. end

val add : Cil_types.builtin_logic_info -> unit
val init : unit -> unit -> unit